

FIGURE 2

FIGURE 1 is a schematic diagram of a digital circuit for comparing two 5-bit numbers A and B. The circuit includes two 5-bit latches (18, 20) and two 5-bit identity comparators (10, 12). The comparators output signals A=B (16) and A=C (14). The circuit also includes a 5-bit input (5) and a 5-bit output (13). The circuit is controlled by a clock signal (CLK) and a reset signal (RESET).




FIGURE 1